36555 jobs - 1995 added today
Recruiting? Call us on 786-433-7120
Email me newest jobs similar to this one
17 days ago
Simply Recruitment Partner
Salary band: $10k - $15k
Location: North America, United States, New York
Job type: Permanent
Contact: American Intelligence Matrix Inc.
Category: Engineer
Job Description

We are looking for a qualified Senior Verification engineer who wants to lead an effort to add verification capabilities using UVM and SystemVerilog to the group. This person will formulate guidelines to develop verification test bench infrastructure using UVM. Initially, it will be an individual contributory role and will likely lead into a lot more, depending upon the capabilities of the person.

This is a great opportunity for someone with a verification centric mindset and at least 3-4 years of UVM and 4-5 years of SystemVerilog experience. The ideal candidate should have an overall experience of at least 10 plus years.

The requirements for this position are:

Responsibilities:

  • Understand details of Communication protocols, and build block / chip level testbench using best-in-class verification methodology.
    . Create verification plan from specification and in coordination with architects.
    . Generate directed and ingenuous constrained random tests.
    . Create/analyze coverage model, and enhance testbench/test to increase coverage.
    . Build automated flows for block and chip level verification.
  • DO254 experience would be good to have
    . Debug failures, manage bug tracking, and close coverage.
    . Hold detailed verification reviews and set standard for coding quality.
    . Work closely with team members to improve methodology and flow.
  • ARM SOC experience would be good to have

Qualifications:

10+ years verification experience

Expertise in HVL and HDL(SystemVerilog, Verilog)

Advanced knowledge of HVL methodology (UVM/OVM/VMM)

Solid verification skills in problem solving, constrained random testing, and debugging.

Knowledge of industry standard interfaces.

Experience writing scripts in languages such as Perl or Python a plus.

Programming experience in C/C++/assembly a plus.

Experience defining coverage space and writing coverage model a plus.

Experience with SystemVerilog Assertion (SVA) a plus.

Should be a team player with excellent communication skills and the desire to take on diverse challenges.

  • Prefer someone with knowledge of multiple communication protocols, including Gigabit Ethernet, PCIe, USB 2.0/3.0, 1553, ARINC 429, Fibre Channel, etc.

This position is located about 50 miles from New York City, in Long Island, NY. Relocation assistance will be provided, if needed.

Here are some similar jobs for you to consider...


14 days ago
only 14 days until close
Verification and Validation Engineer
North America, United States, California
$10k - $15k
7 days ago
only 21 days until close
358840BR - Senior Construction Safety Engineer
North America, United States, New York
$10k - $15k

Email me newest jobs similar to this one

  Back to the top